Commit ebfd302f authored by interfisch's avatar interfisch

draw bufferboard for fpga to matrix module connection

parent 00c37d76
Pipeline #105 failed with stages